

## DATASHEET


## **GENERAL DESCRIPTION**

The 841604 is an optimized PCIe and sRIO clock generator. The device uses a 25MHz parallel crystal to generate 100MHz and 125MHz clock signals, replacing solutions requiring multiple oscillator and fanout buffer solutions. The device has excellent phase jitter (< 1ps rms) suitable to clock components requiring precise and low-jitter PCIe or sRIO or both clock signals. Designed for telecom, networking and industrial applications, the 841604 can also drive the high-speed sRIO and PCIe SerDes clock inputs of communication processors, DSPs, switches and bridges.

## **F**EATURES

- Four differential clock outputs: configurable for PCIe (100MHz) and sRIO (125MHz) clock signals
- Selectable crystal oscillator interface, 25MHz, 18pF parallel resonant crystal or LVCMOS/LVTTL single-ended reference clock input
- Supports the following output frequencies: 100MHz or 125MHz
- VCO: 500MHz
- · PLL bypass and output enable
- · PCI Express (2.5Gb/s) and Gen 2 (5 Gb/s) jitter compliant
- RMS phase jitter, 125MHz, using a 25MHz crystal (1.875MHz – 20MHz): 0.45ps (typical)
- Full 3.3V power supply mode
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package

## **BLOCK DIAGRAM**



## **PIN ASSIGNMENT**

REF_SEL REF_IN GND XTAL_IN XTAL_OUT MR/nOE VDD DC		28 27 26 25 24 23 22 21 20	VDDA BYPASS IREF FSEL VDD nQ3 Q3 nQ2 Q2
XTAL_OUT MR/nOE	6 7	23 22	nQ3 Q3 nQ2
<b>28-</b> 1 6.1mm x	<b>8416</b> Lead 1 9.7mn ackag	rsso n x 0	.925mm

G Package Top View

### TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	/pe	Description
1	REF_SEL	Input	Pulldown	Reference select. Selects the input reference source. LVCMOS/LVTTL interface levels. See Table 3D.
2	REF_IN	Input	Pulldown	LVCMOS/LVTTL PLL reference clock input.
3, 8, 14, 24	V	Power		Core supply pins.
4, 13, 19	GND	Power		Power supply ground.
5, 6	XTAL_IN, XTAL_OUT	Input		Parallel resonant crystal interface. XTAL_OUT is the output, XTAL_IN is the input.
7	MR/nOE	Input	Pulldown	Active HIGH master reset. Active LOW output enable. When logic HIGH, the internal dividers are reset and the outputs are in high impedance (Hi-Z). When logic LOW, the internal dividers and the outputs are enabled. Asynchronous function. LVCMOS/LVTTL interface levels. See Table 3C.
9, 10, 11, 12	nc	Unused		No connect.
15, 16	Q0, nQ0	Output		Differential output pair. HCSL interface levels.
17, 18	Q1, nQ1	Output		Differential output pair. HCSL interface levels.
20, 21	Q2, nQ2	Output		Differential output pair. HCSL interface levels.
22, 23	Q3, nQ3	Output		Differential output pair. HCSL interface levels.
25	FSEL	Input	Pulldown	Output frequency select pin. LVCMOS/LVTTL interface levels. See Table 3A.
26	IREF	Output		HCSL current reference resistor output. An external fixed precision resistor (475W) from this pin to ground provides a reference current used for differential current-mode Qx/nQx clock outputs.
27	BYPASS	Input	Pulldown	Selects PLL operation/PLL bypass operation. Asynchronous function. LLVC-MOS/LVTTL interface levels. See Table 3B.
28	V	Power		Analog supply pin.

NOTE: Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

### TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance			4		pF
	Input Pulldown Resistor			51		kΩ

## TABLE 3A. FSEL FUNCTION TABLE ( $f_{ref} = 25MHz$ )

Input		Outputs
FSEL N		Q0:1/nQ0:1
0	5	VCO/5 (100MHz) PCIe (default)
1	4	VCO/4 (125MHz) sRIO

## TABLE 3C. MR/nOE FUNCTION TABLE

	Input			
MR/nOE	Function			
0	Outputs enabled (default)			
1	Device reset, outputs disabled (high-impedance)			

### TABLE 3B. BYPASS FUNCTION TABLE

Input				
BYPASS	PLL Configuration			
0	PLL enabled (default)			
1	PLL bypassed $(f_{OUT} = f_{REF} \div N)$			

### TABLE 3D. REF\_SEL FUNCTION TABLE

Input		
REF_SEL Input Reference		
0	XTAL (default)	
1	REF_IN	

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V	4.6V
Inputs, V	-0.5V to $V_{_{DD}}$ + 0.5V
Outputs, V <sub>o</sub>	-0.5V to $V_{dD}$ + 0.5V
Package Thermal Impedance, $\theta_{JA}$	64.5°C/W (0 mps)
Storage Temperature, $T_{_{STG}}$	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

### TABLE 4A. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$ , TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V	Core Supply Voltage		3.135	3.3	3.465	V
V	Analog Supply Voltage		V <sub>DD</sub> – 0.15	3.3	V	V
	Power Supply Current				87	mA
<b>I</b> DDA	Analog Supply Current				15	mA

## TABLE 4B. LVCMOS / LVTTL DC CHARACTERISTICS, $V_{DD} = 3.3V \pm 5\%$ , TA = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Volt	age		2		V + 0.3	V
V	Input Low Voltage			-0.3		0.8	V
I <sub>IH</sub>	1 .	REF_IN, REF_SEL, BYPASS, MR/nOE, FSEL				150	μA
I <sub>IL</sub>	Input Low Current	REF_IN, REF_SEL, BYPASS, MR/nOE, FSEL		-5			μA

### TABLE 5. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fι	Indamenta	1	
Frequency			25		MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF

NOTE: Characterized using an 18pF parallel resonant crystal.

## TABLE 6. AC CHARACTERISTICS, $V_{DD} = 3.3V \pm 5\%$ , TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f		VCO/5		100		MHz
MAX	Output Frequency	VCO/4		125		MHz
tjit(Ø)	RMS Phase Jitter (Random); NOTE 1	100MHz, (1.875MHz - 20MHz)		0.36		ps
		125MHz, (1.875MHz - 20MHz)		0.45		ps
т	Phase litter Beak to Beak: NOTE 2	100MHz, (1.2MHz – 50MHz), 10 <sup>e</sup> samples, 25MHz crystal input		12.81		ps
, i	Phase Jitter Peak-to-Peak; NOTE 2	125MHz, (1.2MHz – 62.5MHz), 10 <sup>e</sup> samples, 25MHz crystal input		12.30		ps
т	Phase Jitter RMS; NOTE 3	100MHz, 10 <sup>e</sup> samples, 25MHz crystal input		1.32		ps rms
REFCLK_HF_RMS		125MHz, 10 <sup>e</sup> samples, 25MHz crystal input		1.19		ps rms
tjit(cc)	Cycle-to-Cycle Jitter; NOTE 4				50	ps
tsk(o)	Output Skew; NOTE 4, 5				75	ps
Rise Edge Rate	Rising Edge Rate; NOTE 6, 7		0.6		4	V/ns
	Falling Edge Rate; NOTE 6, 7		0.6		4	V/ns
V <sub>rb</sub>	Ringback Voltage; NOTE 6, 8		-100		100	mV
V	Absolute Max. Output Voltage; NOTE 9, 10				1150	mV
V <sub>MIN</sub>	Absolute Min. Output Voltage; NOTE 9, 11		-300			mV
V <sub>cross</sub>	Absolute Crossing Voltage; NOTE 9, 12, 13		250		550	mV
DV	Total Variation of V <sub>cross</sub> over all edges; NOTE 9, 12, 14				140	mV
odc	Output Duty Cycle; NOTE 6, 15		48		52	%
T	Power-up Stable Clock Output; NOTE 6, 8		500			ps
t,	PLL Lock Time				90	ms

NOTE: All specifications are taken at 100MHz and 125MHz.

NOTE 1: Please refer to the Phase Noise Plot.

NOTE 2: RMS jitter after applying system transfer function. See IDT Application Note, PCI Express Reference Clock Requirements. Maximum limit for PCI Express is 86ps peak-to-peak.

NOTE 3: RMS jitter after applying system transfer function. The pole frequencies for H1 and H2 for PCIe Gen 2 are 8-16MHz and 5-16MHz. See IDT Application Note, PCI Express Reference Clock Requirements.Maximum limit for PCI Express Generation 2 is 3.1ps rms.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 5: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.

NOTE 6: Measurement taken from differential waveform.

NOTE 7: Measurement from -150mV to +150mV on the differential waveform (derived from Qx minus nQx).

The signal must be monotonic through the measurement region for rise and fall time. The 300mV measurement window is centered on the differential zero crossing. See Parameter Measurement Information Section.

NOTE 8:  $T_{\text{STABLE}}$  is the time the differential clock must maintain a minimum ±150mV differential voltage after rising/falling edges before it is allowed to drop back into the V ±100 differential range. See Parameter Measurement Information Section.

NOTE 9: Measurement taken from single ended waveform.

NOTE 10: Defined as the maximum instantaneous voltage including overshoot. See Parameter Measurement Information Section.

NOTE 11: Defined as the minimum instantaneous voltage including undershoot. See Parameter Measurement Information Section. NOTE 12: Measured at crossing point where the instantaneous voltage value of the rising edge of Qx equals the falling edge of nQx.


See Parameter Measurement Information Section.

NOTE 13: Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing.

Refers to all crossing points for this measurement. See Parameter Measurement Information Section.


NOTE 14: Defined as the total variation of all crossing voltage of rising Qx and falling nQx. This is the maximum allowed variance in the V<sub>cross</sub> for any particular system. See Parameter Measurement Information Section.

NOTE 15: Input duty cycle must be 50%.




**TYPICAL PHASE NOISE AT 100MHz** 

# PARAMETER MEASUREMENT INFORMATION



# PARAMETER MEASUREMENT INFORMATION, CONTINUED



## Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The 841604 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V<sub>DD</sub> and V<sub>DDA</sub> should be individually connected to the power supply plane through vias, and 0.01µF bypass capacitors should be used for each pin. *Figure 1* illustrates this for a generic V<sub>DD</sub> pin and also shows that V<sub>DDA</sub> requires that an additional10Ω resistor along with a 10µF bypass capacitor be connected to the V<sub>DDA</sub> pin.




FIGURE 1. POWER SUPPLY FILTERING

## **RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS**

#### NPUTS:

#### **C**RYSTAL INPUTS

For applications not requiring the use of the crystal oscillator input, both XTAL\_IN and XTAL\_OUT can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from XTAL\_IN to ground.

#### **REF\_IN INPUT**

For applications not requiring the use of the reference clock, it can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from the REF\_IN to ground.

#### LVCMOS CONTROL PINS

All control pins have internal pull-downs; additional resistance is not required but can be added for additional protection. A 1k $\alpha$  resistor can be used.

## **O**UTPUTS:

#### DIFFERENTIAL OUTPUTS

All unused differential outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

### **C**RYSTAL INPUT INTERFACE

The 841604 has been characterized with 18pF parallel resonant crystals. The capacitor values shown in *Figure 2* below were

determined using a 25MHz, 18pF parallel resonant crystal and were chosen to minimize the ppm error.




FIGURE 2. CRYSTAL INPUT INTERFACE

## LVCMOS TO XTAL INTERFACE

The XTAL\_IN input can accept a single-ended LVCMOS signal through an AC couple capacitor. A general interface diagram is shown in *Figure 3*. The XTAL\_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output

impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50 $\Omega$  applications, R1 and R2 can be 100 $\Omega$ . This can also be accomplished by removing R1 and making R2 50 $\Omega$ .




FIGURE 3. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE

## SCHEMATIC EXAMPLE

*Figure 4* shows an example of 841604 application schematic. In this example, the device is operated at  $V_{DD} = 3.3V$ . The 18pF parallel resonant 25MHz crystal is used. The C1 = 27pF and C2 = 27pF are recommended for frequency accuracy. For different board layout,

the C1 and C2 may be slightly adjusted for optimizing frequency accuracy. Two examples of HCSL terminations are shown in this schematic. The decoupling capacitors should be located as close as possible to the power pin.




FIGURE 4. 841604 SCHEMATIC EXAMPLE

### **R**ECOMMENDED **T**ERMINATION

Figure 5A is the recommended termination for applications which require the receiver and driver to be on a separate PCB. All traces should be  $50\Omega$  impedance.




FIGURE 5A. RECOMMENDED TERMINATION

*Figure 5B* is the recommended termination for applications which require a point to point connection and contain the driver and

receiver on the same PCB. All traces should all be  $50\Omega$  impedance.




FIGURE 5B. RECOMMENDED TERMINATION

## **Power Considerations**

This section provides information on power dissipation and junction temperature for the 841604. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS41604I is the sum of the core power plus the analog plus the power dissipated in the load(s). The following is the power dissipation for  $V_{_{DD}} = 3.3V + 5\% = 3.465V$ , which gives worst case results. **NOTE:** Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>DD\_MAX</sub> \* (I<sub>DD\_MAX</sub> + I<sub>DDA</sub>) = 3.465V \* (87mA + 15mA) = 353.43mW
- Power (outputs)<sub>MAX</sub> = 44.5mW/Loaded Output pair If all outputs are loaded, the total power is 4 \* 44.5mW = 178mW

Total Power (3.465V, with all outputs switching) = 353.43mW + 178mW = 531.43mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS<sup>™</sup> devices is 125°C.

The equation for Tj is as follows:  $Tj = \theta_{JA} * Pd_{total} + T_{A}$ 

Tj = Junction Temperature

 $\theta_{\text{JA}}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in Section 1 above)

 $T_{A} = Ambient Temperature$ 

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 64.54°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of  $85^{\circ}$ C with all outputs switching is:  $85^{\circ}$ C + 0.531W \* 64.5°C/W = 119.2 °C. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

#### TABLE 7. THERMAL RESISTANCE $\theta_{JA}$ FOR 28-PIN TSSOP, FORCED CONVECTION

θ <sub>JA</sub> by Veloc	ity (Meters per	Second)	
	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	64.5°C/W	60.4°C/W	58.5°C/W

#### 3. Calculations and Equations.

The purpose of this section is to calculate power dissipation on the IC per HCSL output pair.

HCSL output driver circuit and termination are shown in Figure 6.




FIGURE 6. HCSL DRIVER CIRCUIT AND TERMINATION

HCSL is a current steering output which sources a maximum of 17mA of current per output. To calculate worst case on-chip power dissipation, use the following equations which assume a  $50\Omega$  load to ground.

The highest power dissipation occurs when  $V_{\text{\tiny DD}}$  is HIGH.

Power =  $(V_{\text{DD_HIGH}} - V_{\text{OUT}}) * I_{\text{OUT,}}$  since  $V_{\text{OUT}} = I_{\text{OUT}} * R_{L}$ 

- =  $(V_{\text{DD}_HIGH} I_{\text{OUT}} * R_L) * I_{\text{OUT}}$
- = (3.465V 17mA \* 50Ω) \* 17mA

Total Power Dissipation per output pair = 44.5mW

# **R**ELIABILITY INFORMATION

## TABLE 8. $\boldsymbol{\theta}_{_{JA}}$ vs. Air Flow Table for 28 Lead TSSOP

θ <sub>JA</sub> by Veloc	ity (Meters per	Second)	
	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	64.5°C/W	60.4°C/W	58.5°C/W

#### TRANSISTOR COUNT

The transistor count for 841604 is: 2785

# PACKAGE OUTLINE AND DIMENSIONS

PACKAGE OUTLINE - G SUFFIX FOR 28 LEAD TSSOP




TABLE 9. PACKAGE DIMENSIONS

CVMDOL	Millimeters		
SYMBOL	Minimum	Maximum	
N	28		
А		1.20	
A1	0.05	0.15	
A2	0.80	1.05	
b	0.19	0.30	
С	0.09	0.20	
D	9.60	9.80	
E	8.10 BASIC		
E1	6.00	6.20	
е	0.65 BASIC		
L	0.45	0.75	
α	0°	8°	
aaa		0.10	

Reference Document: JEDEC Publication 95, MO-153

## TABLE 10. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
841604AGILF	ICS841604AGILF	28 Lead "Lead-Free" TSSOP	tube	-40°C to 85°C
841604AGILFT	ICS841604AGILF	28 Lead "Lead-Free" TSSOP	tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

## **REVISION HISTORY SHEET**

Rev	Table	Page	Description of Change	Date	
	T10	15	Ordering Information - removed leaded devices.	4/17/15	
			Updated data sheet format.	4/17/13	



**Corporate Headquarters** 6024 Silver Creek Valley Road San Jose, California 95138

#### Sales 800-345-7015 or +408-284-8200 Fax: 408-284-2775 www.IDT.com

Technical Support email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.