LTC1664
Micropower Quad 10-Bit DAC

## feATURES

- Tiny: 4 DACs in the Board Space of an SO-8
- Micropower: 59 $\mu$ A per DAC Plus $1 \mu$ A Sleep Mode for Extended Battery Life
- Wide 2.7 V to 5.5 V Supply Range
- Rail-to-Rail Voltage Outputs Drive 1000pF
- Reference Range Includes Supply for Ratiometric OV to $\mathrm{V}_{\text {cc }}$ Output
- Reference Input Impedance is Code-Independent -Eliminates External Reference Buffer
- Individually Addressable DACs
- Differential Nonlinearity: $\leq \pm 0.75$ LSB Max
- Pin-Compatible Octal Version Available (LTC1660)


## APPLICATIOOS

- Mobile Communications
- Remote Industrial Devices
- Automatic Calibration for Manufacturing
- Portable Battery-Powered Instruments
- Trim/Adjust Applications


## DESCRIPTIOn

The LTC 1664 integrates four accurate, serially addressable 10-bit digital-to-analog converters (DACs) in a tiny 16-pin narrow SSOP package. Each buffered DAC draws just $59 \mu \mathrm{~A}$ total supply current, yet is capable of supplying DC output currents in excess of 5 mA and reliably driving capacitive loads of up to 1000 pF . Sleep mode further reduces total supply current to $1 \mu \mathrm{~A}$.

Linear Technology's proprietary, inherently monotonic voltage interpolation architecture provides excellent linearity while allowing for an exceptionally small external form factor.

Ultralow supply current, power-saving sleep mode and extremely compact size make the LTC1664 ideal for battery-powered applications, while its ease of use, high performance and wide supply range make it an excellent choice as a general-purpose converter.
$\boldsymbol{\Omega T}$, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

## BLOCK DIAGRAM



Differential Nonlinearity (DNL)


## ABSOLUTE MAXIMUM RATINGS

(Note 1)
VCC to GND $\qquad$
Logic Inputs to GND
-0.3 V to 7.5 V
Vout a, $V_{\text {OUT }} \ldots . . . V_{\text {OUT D }}$,
REF to GND $\qquad$ -0.3 V to $\left(\mathrm{V}_{C C}+0.3 \mathrm{~V}\right)$
Maximum Junction Temperature .......................... $125^{\circ} \mathrm{C}$
Operating Temperature Range
LTC1664C $\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
LTC1664I $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage Temperature Range ................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec ) ................. $300^{\circ} \mathrm{C}$

## pIn CONFIGURATIOn

| TOP VIEW |  |
| :---: | :---: |
| GND 1 | $16 \mathrm{~V}_{\mathrm{CC}}$ |
| $\mathrm{V}_{\text {OUt }}{ }^{\text {a }}$ | 15 NC |
| $\mathrm{V}_{\text {Out }} 3$ | 14 NC |
| $\mathrm{V}_{\text {OUt }}{ }^{\text {a }} 4$ | 13 NC |
| $\mathrm{V}_{\text {OUt }}{ }^{\text {d }} 5$ | 12 NC |
| REF 6 | 11 CLR |
| $\overline{\text { CS/LD }} 7$ | $10 D_{\text {Out }}$ |
| SCK 8 | $9 \mathrm{D}_{\text {¢ }}$ |
| GN PACKAGE 16-LEAD PLASTIC SSO | PACKAGE LEAD PDIP |
| $\begin{aligned} & \mathrm{T}_{\mathrm{Jmax}}=125^{\circ} \mathrm{C}, \theta_{y} \\ & \mathrm{~T}_{\text {JMAX }}=125^{\circ} \mathrm{C}, \end{aligned}$ | W (GN) C/W (N) |

## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LTC1664CGN\#PBF | LTC1664CGN\#TRPBF | 1664 | $16-$ Lead Plastic SSOP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC1664CN\#PBF | LTC1664CN\#TRPBF | LTC1664CN | $16-$ Lead PDIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC1664IGN\#PBF | LTC1664IGN\#TRPBF | $1664 I$ | 16 -Lead Plastic SSOP | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC1664IN\#PBF | LTC1664IN\#TRPBF | LTC1664IN | $16-$ Lead PDIP | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LEAD BASED FINISH | TAPE AND REEL | PART MARKING | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| LTC1664CGN | LTC1664CGN\#TR | 1664 | $16-$ Lead Plastic SSOP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC1664CN | LTC1664CN\#TR | LTC1664CN | $16-$ Lead PDIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC1664IGN | LTC1664IGN\#TR | $1664 I$ | 16 -Lead Plastic SSOP | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC1664IN | LTC1664IN\#TR | LTC1664IN | $16-$ Lead PDIP | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

Consult LTC Marketing for parts specified with wider operating temperature ranges.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

LTC1664
ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}} \leq \mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\text {OUT }}$ unloaded, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Accuracy |  |  |  |  |  |  |  |
|  | Resolution |  | $\bullet$ | 10 |  |  | Bits |
|  | Monotonicity | (Notes 2, 4) | $\bullet$ | 10 |  |  | Bits |
| DNL | Differential Nonlinearity | (Notes 2, 4) | $\bullet$ |  | $\pm 0.2$ | $\pm 0.75$ | LSB |
| INL | Integral Nonlinearity | (Notes 2, 4) | $\bullet$ |  | $\pm 0.6$ | $\pm 2.5$ | LSB |
| $\mathrm{V}_{\text {OS }}$ | Offset Error | (Note 7) | $\bullet$ |  | $\pm 10$ | $\pm 30$ | mV |
|  | Vos Temperature Coefficient |  | $\bullet$ |  | $\pm 15$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| FSE | Full-Scale Error | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=4.096 \mathrm{~V}$ (Note 4) | $\bullet$ |  | $\pm 3$ | $\pm 15$ | LSB |
|  | Full-Scale Error Temperature Coefficient |  | $\bullet$ |  | $\pm 30$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| PSR | Power Supply Rejection | $\mathrm{V}_{\text {REF }}=2.5 \mathrm{~V}$ |  |  | 0.18 |  | LSB/N |

## Reference Input

|  | Input Voltage Range |  | $\bullet$ | 0 | $V_{\text {CC }}$ | V |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
|  | Resistance | Not in Sleep Mode | $\bullet$ | 70 | 130 | $\mathrm{k} \Omega$ |
|  | Capacitance |  |  | 12 | pF |  |
| IREF | Reference Current | Sleep Mode | $\bullet$ | 0.001 | 1 | $\mu \mathrm{~A}$ |

## Power Supply

| $V_{\text {CC }}$ | Positive Supply Voltage |  | $\bullet$ | 2.7 | 5.5 | V |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| $I_{\text {CC }}$ | Supply Current | $V_{\text {CC }}=5 \mathrm{~V}$ (Note 3) | $\bullet$ | 236 | 380 | $\mu \mathrm{~A}$ |
|  |  | $V_{\text {CC }}=3 V($ Note 3) | 186 | 290 | $\mu \mathrm{~A}$ |  |
|  |  | Sleep Mode (Note 3) | $\bullet$ | 1 | 3 | $\mu \mathrm{~A}$ |

## DC Performance

|  | $V_{\text {OUT }}=0 V, V_{C C}=5.5 \mathrm{~V}, V_{\text {REF }}=5.1 \mathrm{~V}$, <br> Code $=1023($ Note $)$ | $\bullet$ | 10 | 30 | 100 | mA |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
|  | Short-Circuit Current Low | $V_{\text {OUT }}=V_{C C}=5.5 \mathrm{~V}, V_{\text {REF }}=5.1 \mathrm{~V}$, <br> Code $=0($ Note 9) | $\bullet$ | 10 | 27 | 120 |

## AC Performance

| Voltage Output Slew Rate | Rising (Notes 4, 5) <br> Falling (Notes 4,5) | $\begin{aligned} & 0.60 \\ & 0.25 \end{aligned}$ | V/ $\mu \mathrm{S}$ V/ $/ \mathrm{S}$ |
| :---: | :---: | :---: | :---: |
| Voltage Output Settling Time | Rising $0.1 \mathrm{~V}_{\text {FS }}$ to $0.9 \mathrm{~V}_{\text {FS }} \pm 0.5 \mathrm{LSB}$ (Notes 4,5 ) Falling $0.9 \mathrm{~V}_{\mathrm{FS}}$ to $0.1 \mathrm{~V}_{\mathrm{FS}} \pm 0.5 \mathrm{LSB}$ (Notes 4,5 ) | $\begin{gathered} 6 \\ 19 \end{gathered}$ | $\mu \mathrm{S}$ $\mu \mathrm{S}$ |
| Capacitive Load Driving |  | 1000 | pF |

Digital I/0

| $\mathrm{V}_{\text {IH }}$ | Digital Input High Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.7 \mathrm{~V} \text { to } 3.6 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 2.4 \\ & 2.0 \end{aligned}$ |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIL | Digital Input Low Voltage | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{aligned}$ | $\bullet$ |  | $\begin{aligned} & \hline 0.8 \\ & 0.6 \end{aligned}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Digital Output High Voltage | $\mathrm{I}_{\text {OUT }}=-1 \mathrm{~mA}, \mathrm{D}_{\text {Out }}$ Only | $\bullet$ | $V_{C C}-1$ |  | V |
| $\mathrm{V}_{\text {OL }}$ | Digital Output Low Voltage | $\mathrm{I}_{\text {Out }}=1 \mathrm{~mA}, \mathrm{D}_{\text {Out }}$ Only | $\bullet$ |  | 0.4 | V |
| ILK | Digital Input Leakage | $\mathrm{V}_{\text {IN }}=$ GND to $\mathrm{V}_{\text {CC }}$ | $\bullet$ | 0.05 | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{Cl}_{\text {IN }}$ | Digital Input Capacitance |  |  | 2 |  | pF |

 range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Figure 1)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$ to 5.5 V |  |  |  |  |  |  |  |
| $\mathrm{t}_{1}$ | $\mathrm{D}_{\text {IN }}$ Valid to SCK Setup |  | $\bullet$ | 40 |  |  | ns |
| $\mathrm{t}_{2}$ | DIN Valid to SCK Hold |  | $\bullet$ | 0 |  |  | ns |
| $\mathrm{t}_{3}$ | SCK High Time | (Note 6) | $\bullet$ | 30 |  |  | ns |
| $\mathrm{t}_{4}$ | SCK Low Time | (Note 6) | $\bullet$ | 30 |  |  | ns |
| $t_{5}$ | $\overline{\text { CS/LD Pulse Width }}$ | (Note 6) | $\bullet$ | 80 |  |  | ns |
| $\mathrm{t}_{6}$ | LSB SCK High to $\overline{C S} / L D$ High | (Note 6) | $\bullet$ | 30 |  |  | ns |
| $\mathrm{t}_{7}$ | $\overline{C S} / L D$ Low to SCK High | (Note 6) | $\bullet$ | 80 |  |  | ns |
| $\mathrm{t}_{8}$ | Dout Propagation Delay | $C_{\text {LOAD }}=15 \mathrm{pF}$ (Note 6) | $\bullet$ | 5 |  | 80 | ns |
| $\mathrm{tg}_{9}$ | SCK Low to $\overline{\mathrm{CS}} / \mathrm{LD}$ Low | (Note 6) | $\bullet$ | 20 |  |  | ns |
| $\mathrm{t}_{10}$ | CLR Pulse Width | (Note 6) | $\bullet$ | 100 |  |  | ns |
| $\mathrm{t}_{11}$ | $\overline{\text { CS/LD High to SCK Positive Edge }}$ | (Note 6) | $\bullet$ | 30 |  |  | ns |
|  | SCK Frequency | (Notes 6 and 8) | $\bullet$ |  |  | 16.7 | MHz |


| $\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}$ to 5.5 V |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | $\mathrm{D}_{\text {IN }}$ Valid to SCK Setup | (Note 6) | $\bullet$ | 60 |  | ns |
| $\mathrm{t}_{2}$ | DIN Valid to SCK Hold | (Note 6) | $\bullet$ | 0 |  | ns |
| $t_{3}$ | SCK High Time | (Note 6) | $\bullet$ | 50 |  | ns |
| $\mathrm{t}_{4}$ | SCK Low Time | (Note 6) | $\bullet$ | 50 |  | ns |
| $\mathrm{t}_{5}$ | $\overline{\text { CS/LD Pulse Width }}$ | (Note 6) | $\bullet$ | 100 |  | ns |
| $\mathrm{t}_{6}$ | LSB SCK High to $\overline{C S} / L D$ High | (Note 6) | $\bullet$ | 50 |  | ns |
| $\mathrm{t}_{7}$ | $\overline{\text { CS/LD Low to SCK High }}$ | (Note 6) | $\bullet$ | 100 |  | ns |
| $\mathrm{t}_{8}$ | D ${ }_{\text {Out }}$ Propagation Delay | $\mathrm{C}_{\text {LOAD }}=15 \mathrm{pF}$ (Note 6) | $\bullet$ | 5 | 150 | ns |
| $\mathrm{tg}_{9}$ | SCK Low to $\overline{\mathrm{CS}} / \mathrm{LD}$ Low | (Note 6) | $\bullet$ | 30 |  | ns |
| $\mathrm{t}_{10}$ | CLR Pulse Width | (Note 6) | $\bullet$ | 120 |  | ns |
| $\mathrm{t}_{11}$ | $\overline{\text { CS/LD High to SCK Positive Edge }}$ | (Note 6) | $\bullet$ | 30 |  | ns |
|  | SCK Frequency | (Notes 6 and 8) | $\bullet$ |  | 10 | MHz |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: Nonlinearity and monotonicity are defined and tested at $V_{C C}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=4.096 \mathrm{~V}$, from code 20 to code 1023. See the Rail-to-Rail Output Considerations section.
Note 3: Digital inputs at OV or $\mathrm{V}_{\mathrm{CC}}$.

Note 4: Load is $10 \mathrm{k} \Omega$ in parallel with 100 pF .
Note 5: $V_{\text {CC }}=V_{\text {REF }}=5 \mathrm{~V}$.
Note 6: Guaranteed by design and not subject to test.
Note 7: Measured at code 20.
Note 8: If a continuous clock is used, $\overline{\mathrm{CS}} / \mathrm{LD}$ timing ( $\mathrm{t}_{7}$ and $\mathrm{t}_{9}$ ) will limit the maximum clock frequency to 5 MHz at 4.5 V to $5.5 \mathrm{~V}(3.85 \mathrm{MHz}$ at 2.7 V to 5.5 V ).
Note 9: Any output shorted.

## TYPICAL PERFORMANCE CHARACTERISTICS



1664 G01


Load Regulation vs Output Current


## Mid-Scale Output Voltage vs Load Current



Mid-Scale Output Voltage vs Load Current



1664 G04


1664 G03


Supply Current vs Logic Input Voltage


## LTC1664

## TYPICAL PERFORMANCE CHARACTERISTICS



1664 G10


1664611

## PIn functions

GND (Pin 1): System Ground.
$\mathrm{V}_{\text {OUt }}$ to $\mathrm{V}_{\text {Out }}$ (Pins 2-5): DAC Analog Voltage Outputs. The output range is:

$$
0 \text { to }\left(\frac{1023}{1024}\right) V_{\text {REF }}
$$

REF (Pin 6): Reference Voltage Input. $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{REF}} \leq \mathrm{V}_{\mathrm{CC}}$.
$\overline{\mathrm{CS}} / \mathrm{LD}$ (Pin 7): Serial Interface Chip Select/Load Input. When $\overline{\mathrm{CS}} / \mathrm{LD}$ is low, SCK is enabled for shifting data on $D_{\text {IN }}$ into the register. When $\overline{C S} / L D$ is pulled high, SCK is disabled and data is loaded from the shift register into the specified DAC register(s), updating the analog output(s). CMOS and TLL compatible.

SCK (Pin 8): Serial Interface Clock Input. CMOS and TTL compatible.
$D_{\text {IN }}$ (Pin 9): Serial Interface Data Input. Data on the $D_{\text {IN }}$ pin is shifted into the 16-bit register on the rising edge of SCK. CMOS and TLL compatible.
$D_{\text {OUT }}$ (Pin 10): Serial Interface Data Output. Data appears on $D_{\text {OUT }} 16$ positive SCK edges after being applied to $D_{\text {IN }}$. May be tied to $D_{\text {IN }}$ of another serial device for daisy-chain operation. CMOS and TTL compatible.

CLR (Pin 11): Asynchronous Clear Input. All internal shift and DAC registers are cleared to zero at the falling edge of the $\overline{C L R}$ signal, forcing the analog outputs to zero-scale. CMOS and TIL compatible.

NC (Pins 12-15): Make no electrical connection to these pins.
$V_{C C}$ (Pin 16): Supply Voltage Input. $2.7 \mathrm{~V} \leq \mathrm{V}_{C C} \leq 5.5 \mathrm{~V}$.

## BLOCK DIAGRAM



## TIMING DIAGRAM



Figure 1

## OPERATION

## Transfer Function

The transfer function is

$$
V_{\text {OUT (IDEAL) }}=\left(\frac{k}{1024}\right) V_{\text {REF }}
$$

where $k$ is the decimal equivalent of the binary DAC input code and $\mathrm{V}_{\text {REF }}$ is the voltage at REF (Pin 6).

## Power-On Reset

The LTC1664 clears the outputs to zero-scale when power is first applied, making system initialization consistent and repeatable.

## Power Supply Sequencing

The voltage at REF (Pin 6) should be kept within the range $-0.3 \mathrm{~V} \leq \mathrm{V}_{\text {REF }} \leq \mathrm{V}_{\text {CC }}+0.3 \mathrm{~V}$ (see Absolute Maximum Ratings). Particular care should be taken to observe these limits during power supply turn-on and turn-offsequences, when the voltage at $\mathrm{V}_{\mathrm{CC}}$ (Pin 16) is in transition. If it is not possible to sequence the supplies, connect a Schottky diode from REF (anode) to $\mathrm{V}_{\text {cC }}$ (cathode).

## Serial Interface

Referring to Figure 2: With $\overline{C S} / L D$ held low, data on the $D_{\text {IN }}$ input is shifted into the 16-bit shift register on the positive edge of SCK. The 4-bit DAC address, A3-A0, is loaded first (see Table 2), then the 10-bit input code, D9-D0, ordered MSB-to-LSB in each case. Two don't-care bits, X1-X0, are loaded last. When the full 16-bit input word has been shifted in, $\overline{\mathrm{CS}} / \mathrm{LD}$ is pulled high, loading the DAC register with the word and causing the addressed DAC output(s) to update. The clock is disabled internally when $\overline{\mathrm{CS}} / \mathrm{LD}$ is high. Note: SCK must be low before $\overline{C S} / L D$ is pulled low.
The buffered serial output of the shift register is available on the Dout pin, which swings from GND to $V_{\text {Cc }}$. Data appears on $D_{\text {OUT }} 16$ positive SCK edges after being applied to $D_{\text {IN }}$.

Multiple LTC1664's can be controlled from a single 3-wire serial port (i.e., SCK, $D_{I N}$ and $\overline{C S} / L D$ ) by using the included daisychain facility. A series of $m$ chips is configured by connecting each $D_{\text {OUT }}$ (except the last) to $D_{\text {IN }}$ of the next chip, forming a single $16 m$-bit shift register. The SCK and $\overline{\mathrm{CS}} / \mathrm{LD}$ signals are common to all chips in the chain. In use, $\overline{C S} / L D$ is held low while $m$ 16-bit words are clocked to $D_{\text {IN }}$ of the first chip; $\overline{C S} / L D$ is then pulled high, updating all of them simultaneously.

## Sleep Mode

DAC address $1110_{\text {b }}$ is reserved for the special sleep instruction (see Table 2). In this mode, the digital interface stays active while the analog circuits are disabled; static power consumption is thus virtually eliminated. The reference input and analog outputs are set in a high impedance state and all DAC settings are retained in memory so that when sleep mode is exited, the outputs of DACs not updated by the Wake command are restored to their last active state.
Sleep mode is initiated by performing a load sequence to address $1110_{b}$ (the DAC input word D9-D0 is ignored). Once in sleep mode, a load sequence to any other address (including "No Change" address $0000_{b}$ ) causes the LTC1664 to Wake. It is possible to keep one or more chips of a daisy chain in continuous sleep mode by giving the sleep instruction to these chips each time the active chips in the chain are updated.

## Voltage Outputs

Each of the four rail-to-rail output amplifiers contained in the LTC1664 can source or sink up to 5mA. The outputs swing to within a few millivolts of either supply rail when unloaded and have an equivalent output resistance of $85 \Omega$ when driving a load to the rails. The output amplifiers are stable driving capacitive loads of up to 1000 pF .

A small resistor placed in series with the output can be used to achieve stability for any Ioad capacitance. A $1 \mu \mathrm{~F}$

Table 1. LTC1664 Input Word


## LTC1664

## operation



Figure 2. LTC1664 Register Loading Sequence

Table 2. DAC Address/Control Functions

| ADDRESS/CONTROL |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A3 | A2 | A1 | AO |  | SLEEP STATUS |
| 0 | 0 | 0 | 0 | No Change | Wake |
| 0 | 0 | 0 | 1 | Load DAC A | Wake |
| 0 | 0 | 1 | 0 | Load DAC B | Wake |
| 0 | 0 | 1 | 1 | Load DAC C | Wake |
| 0 | 1 | 0 | 0 | Load DAC D | Wake |
| 0 | 1 | 0 | 1 | Reserved |  |
| 0 | 1 | 1 | 0 | Reserved |  |
| 0 | 1 | 1 | 1 | Reserved |  |
| 1 | 0 | 0 | 0 | Reserved |  |
| 1 | 0 | 0 | 1 | Reserved |  |
| 1 | 0 | 1 | 0 | Reserved |  |
| 1 | 0 | 1 | 1 | Reserved |  |
| 1 | 1 | 0 | 0 | Reserved |  |
| 1 | 1 | 0 | 1 | Reserved |  |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | No Change | Sleep |
| 1 | 1 | 1 | 1 | Load ALL DACs | Wake |
| 10 |  |  |  | with Same <br> 10-Bit Code |  |

## LTC1664

## OPERATION

load can be successfully driven by inserting a $20 \Omega$ resistor; a $2.2 \mu$ F load needs only a $10 \Omega$ resistor. In either case, larger values of resistance, capacitance or both may be safely substituted for the values given.

## Rail-to-Rail Output Considerations

In any rail-to-rail voltage output DAC, the output is limited to voltages within the supply range.
If the DAC offset is negative, the output for the lowest codes limits at OV as shown in Figure 3b.

Similarly, limiting can occur near full-scale when the REF pin is tied to $V_{C C}$. If $V_{\text {REF }}=V_{C C}$ and the DAC full-scale error (FSE) is positive, the output for the highest codes limits at $\mathrm{V}_{C C}$ as shown in Figure 3c. No full-scale limiting can occur if $V_{R E F}$ is less than $V_{C C}-F S E$.
Offset and linearity are defined and tested over the region of the DAC transfer function where no output limiting can occur.

(3b)
Figure 3. Effects of Rail-to-Rail Operation On a DAC Transfer Curve. (a) Overall Transfer Function (b) Effect of Negative Offset for Codes Near Zero-Scale (c) Effect of Positive Full-Scale Error for Input Codes Near Full-Scale When $V_{\text {REF }}=V_{\text {CC }}$

## TYPICAL APPLICATIONS



## LTC1664

TYPICAL APPLICATIONS


PACKAGE DESCRIPTION
Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

## GN Package

16-Lead Plastic SSOP (Narrow 0.150)
(LTC DWG \# 05-08-1641)


NOTE:

1. CONTROLLING DIMENSION: INCHES
2. DIMENSIONS ARE IN $\frac{\text { INCHES }}{\text { (MILLIMETERS) }}$
3. DRAWING NOT TO SCALE
*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006 " ( 0.152 mm ) PER SIDE
**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" ( 0.254 mm ) PER SIDE

## LTC1664

## PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

## N Package

16-Lead PDIP (Narrow 0.300)
(LTC DWG \# 05-08-1510)


NOTE: 1. DIMENSIONS ARE $\frac{\text { INCHES }}{\text { MILLIMETERS }}$
*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED . 010 INCH ( 0.254 mm )

## REVISION HISTORY

| REV | DATE | DESCRIPTION | PAGE NUMBER |
| :---: | :---: | :--- | :---: |
| A | $01 / 12$ | Removed Typical values in the Timing Characteristics section. <br> Corrected Related Parts listing for LTC1659. | 4 |

## TYPICAL APPLICATION

An 11-Bit Pin Driver $V_{H}$ and $V_{L}$ Adjustment Circuit for ATE Applications


## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMIMENTS |
| :---: | :---: | :---: |
| LTC1665/LTC1660 | Octal 8-/10-Bit V $\mathrm{O}_{\text {Ot }}$ DAC in 16-Pin Narrow SSOP | $\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}$ to 5.5V, $60 \mu \mathrm{~A}$ per DAC, Rail-to-Rail Output |
| LTC1661 | Dual 10-Bit V ${ }_{\text {OUT }}$ DAC in 8-Pin MSOP Package | $\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 60 \mu \mathrm{~A}$ per DAC, Rail-to-Rail Output |
| LTC1662 | Ultra Low Power Dual 10-Bit $\mathrm{V}_{\text {0ut }}$ DAC in 8-Pin MSOP Package | $\mathrm{V}_{C C}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 1.5 \mu \mathrm{~A}$ per DAC, Rail-to-Rail Output |
| LTC1663 | Single 10-Bit V Out $^{\text {DAC with 2-Wire Interface in SOT-23 Package }}$ | $\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}$ to 5.5V, Internal Reference, $60 \mu \mathrm{~A}$ |
| LTC1446/LTC1446L | Dual 12-Bit V $\mathrm{V}_{\text {Out }}$ DACs in SO-8 Package with Internal Reference | $\begin{aligned} & \text { LTC1446: } V_{\text {CC }}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V} \text { to } 4.095 \mathrm{~V} \\ & \text { LTC1446L: } V_{\text {CC }}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V} \text { to } 2.5 \mathrm{~V} \end{aligned}$ |
| LTC1448 | Dual 12-Bit $\mathrm{V}_{\text {Out }}$ DAC in S0-8 Package | $\mathrm{V}_{C C}=2.7 \mathrm{~V}$ to 5.5V, External Reference Can Be Tied to $\mathrm{V}_{C C}$ |
| LTC1454/LTC1454L | Dual 12-Bit $\mathrm{V}_{\text {Out }}$ DACs in $\mathrm{S0} 0$-16 Package with Added Functionality | $\begin{aligned} & \text { LTC1454: } V_{\text {CC }}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V} \text { to } 4.095 \mathrm{~V} \\ & \text { LTC1454L: } V_{\text {CC }}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V} \text { to } 2.5 \mathrm{~V} \end{aligned}$ |
| LTC1458/LTC1458L | Quad 12-Bit Rail-to-Rail Output DACs with Added Functionality | $\begin{aligned} & \text { LTC1458: } V_{\text {CC }}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V} \text { to } 4.095 \mathrm{~V} \\ & \text { LTC1458L: } \mathrm{V}_{\text {CC }}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V} \text { to } 2.5 \mathrm{~V} \end{aligned}$ |
| LT1460 | Micropower Precision Series Reference, 2.5V, 5V, 10V Versions | 0.075\% Max, 10ppm/ ${ }^{\circ} \mathrm{C}$ Max, Only 130 ${ }^{\text {A }}$ S Supply Current |
| LTC1590 | Dual 12-Bit I ${ }_{\text {Out }}$ DAC in S0-16 Package | $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$ to 5.5V, 4-Quadrant Multiplication |
| LTC1654 | Dual 14-Bit DAC in S0-8 Footprint | 1LBS DNL, Selectable Speed/Power |
| LTC1659 | Single Rail-to-Rail 12-Bit V OUT $^{\text {DAC }}$ in 8 -Lead MSOP Package | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 5.5 V , Low Power Multiplying $\mathrm{V}_{\text {Out }}$ DAC. Output Swings from GND to REF. REF Input Can Be Tied to $V_{C C}$ |

